


ASIC Design


2025

ICs / IPs design flow

INTEGRATED CIRCUITS (ICs) OR STAND-ALONE MACRO CELLS DESIGN (IPs)



Italian Fabless Company for IC development & industrialization



DESIGN Expertise



Analog Design


Digital Design

Silicon Layout

Analog design

DEDICATED TO STATE-OF-THE-ART MACRO CELLS IPs

- **Analog domain** expertise is based on 20+ years of proven successful design in analog front-end
- **Analog mixed mode and mixed signal modeling and verification** skills for analog + digital characterization and verifications
- World-class expertise in analog front-end design, with a strong specialization in **Power Management** applications
- Experienced ICs design for **Consumer, Mobile and Automotive applications**
- **Analog ICs/IPs Layout design** deep expertise in CMOS/BCD/BiCMOS Technology nodes from 350nm down to 22nm



Analog
Design


Digital
Design

Silicon
Layout

Power Management

POWER MANAGEMENT (PM) IP EXPERTISE

- Long-standing experience in **Power Management Applications**
- From **Low voltage** to **High voltage applications** (1.0V to 100V main voltage domains), **extremely low power** consumption, **high efficiency** design
- **Extensive portfolio** of PM IPs in a wide range of technology nodes, with silicon proven products results
- Deep understanding of **Mobile/Portable Devices** and **Automotive** application requirements
- **Modular approach** for easy porting, reducing risk and time to market



Analog
Design


Digital
Design

Silicon
Layout

Analog Design expertise




High Accuracy
Voltage and Current
References



Voltage / Current /
Temperature Monitoring,
I/O Buffer, Oscillators, Comparators,
Operational amplifiers



Trimming Structures
(antifuse, fuse, zener
zap methodology)




LED Drivers




High Efficiency
Charge pump




Battery chargers



I/O Buffer, Oscillators,
Comparators,
Operational amplifiers




AD/DA Converters



Sensor interfaces
(DSI3-PSI5)



High-Low Side Drivers
(for valve, lamp,
injector, motor relay)



High-Low Side Drivers
(for valve, lamp,
injector, motor relay)




Linear and Switching
Voltage Regulators (LDOs
and DC/DC Converter)

Analog
Design

Digital
Design

Silicon
Layout



Design for X



- Test Mode & Scan Pattern implementation
- Electromagnetic Compatibility (Emission & Immunity)
- Design Failure Mode and Effect Analysis
- Gate & Drain Stress, SHOVE, VLV & IDDQ Test to screen oxide & vias defects



Design for X

PRODUCT REALIZATION: DESIGN FOR TESTABILITY




Design for X

PRODUCT REALIZATION: DESIGN FOR QUALITY






Design for X

PRODUCT REALIZATION: DESIGN FOR X



3.0 CONDUCTED EMISSION



Digital Design




Fitting and programming of FPGA Xilinx




Serial Interface
UART | SPI | I2C | CAN-bus Interface | LIN-bus Interface | DSI3 Interface | PSI5 Interface



Diagnostic
Temperature | Current Voltage | Watchdog



Converter interface
DAC | ADC



Memory Interface
NVM | RAM | OTP




Regulator Interface
DCDC | Linear




Signal processing
Digital filter | FFT | AVG
PID | Clock generator
PWM generator




Multidomain clocks and supplies
Handshake protocol



DFT



SYN - ATPG - LBIST



Layout
Formality | STA | Power Integrity | PLS



ADMS

Analog
Design

Digital
Design



Silicon
Layout

Silicon Layout

Silicon Layout Expertise

Physical layout implementation from single IP to full custom IC, covering various technologies, such as:

- ATMEL Standard and High Voltage CMOS 0.18/0.35 μm , Embedded Non Volatile Memory
- ST Standard CMOS 0.18/0.35 μm , BCD 0.18/0.35 μm (BCD6/BCD8/BCD9)
- Infineon CMOS 0.13/0.35 μm High Voltage (C9/C11HV)
- XFAB CMOS 0.18/0.35 μm
- TSMC CMOS 0.18/0.13 μm / BCD 55nm
- UMC CMOS 90 nm
- Texas Instruments BiCMOS 0.35 μm (LBC7/LBC8/LBC9)
- Dongbu HiTek CMOS/BCD High Voltage 110nm/130nm



Analog
Design

Digital
Design

Silicon
Layout

Business models

FLEXIBLE BUSINESS MODELS ARE AVAILABLE



Baseline models

- Fixed Price
- Time & Material
- A combination of two previous models



Project Organization

- Program/Project Managers to be identified in both parties
- Single work location or multi-sites
- Project management according to customer security standard

Design/Simulation Platform used



cā dence®

Design/Layout Platform

- Design Virtuoso Schematic Editor XL
- Layout Virtuoso Layout Suite XL
- Calibre for LVS/DRC
- Tetramax (pattern ATPG)
- Innovus Cadence (Layout)

SYNOPSYS®

Digital Platform

- Synopsys Design Compiler
- Synopsys Test Compiler (Scan insertion)
- Synopsys PrimeTime (STA)

Mentor®
A Siemens Business

A/D Simulation Platform

- EldoD Mentor
- ADMS Mentor
- Spectre Simulator
- Ezwave
- Cadence Incisive

THANK YOU